Design Verification Engineer
Design Verification Engineer
Posted on :
03-01-2025
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Job Description
Role: Design Verification Engineer
Location: Bay Area CA OR Austin TX Onsite
Position Type: 12 Months Contract
Location: Bay Area CA OR Austin TX Onsite
Position Type: 12 Months Contract
Mandatory: Exprs AXI/AMBA
Key Responsibilities:
Rich experience in constructing highly scalability configurability and reusability DV/Performance verification environment.
Experience in ASIC design/verification related field in IP Subsystem or SOC level
Experience in writing System Verilog and/or System C models for simulation
Working experience in writing UVM models checkers and stimulus constructing UVM register models and applying constrained random methodology in UVM test environment and stimulus
Compose test plan and validation vectors to ensure functional completeness
Experience with design for verification (assertionbased design strategies code coverage functional coverage test plan gatelevel simulation backannotation etc.)
Versatile in any one of the highlevel verification flows such as SV UVM C etc. as well as knowledge of industry standard tools for verification
Excellent communication skills (both written and oral)
Strong problemsolving skills
Rich experience in constructing highly scalability configurability and reusability DV/Performance verification environment.
Experience in ASIC design/verification related field in IP Subsystem or SOC level
Experience in writing System Verilog and/or System C models for simulation
Working experience in writing UVM models checkers and stimulus constructing UVM register models and applying constrained random methodology in UVM test environment and stimulus
Compose test plan and validation vectors to ensure functional completeness
Experience with design for verification (assertionbased design strategies code coverage functional coverage test plan gatelevel simulation backannotation etc.)
Versatile in any one of the highlevel verification flows such as SV UVM C etc. as well as knowledge of industry standard tools for verification
Excellent communication skills (both written and oral)
Strong problemsolving skills
Employment Type
Full Time
Key Skills
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
