drjobs ASIC Verification Manager-Kochi العربية

ASIC Verification Manager-Kochi

Employer Active

The job posting is outdated and position may be filled
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Jobs by Experience drjobs

7 - 15years

Job Location drjobs

Kochi - India

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Job Description

Roles & Responsibilities :

- Verification of ASIC, custom IC designs, and/or FPGA design

- Build and lead the verification team.

- Drive the test bench architecture, verification plan and test bench development for full chip and subsystem verification.

- Mentor and lead a team of verification engineers to complete unit, subsystem and chip level verification.

- Develop and maintain methodology, flows, and sign-off criteria for verification.

The Ideal Candidate :

- Experience with development of test bench architecture, test plan and test bench development for full chip and subsystem verification

- Hands on experience with System Verilog and VMM/OVM/UVM

- Hands-on experience with simulation tools including Synopsys VCS, Cadence IES to verify full-chip SoCs and FPGA based designs

- Requires strong understanding of state-of-the-art verification techniques, including assertion and metric-driven verification.

- Experience in AXI, DDR4, HBM, PCIe verification is a plus

- Verification experience in hardware accelerators and coprocessors is a plus

- Familiarity with verification management tools including regression management is required

- Familiarity with scripting in Python or Perl

- Strong understanding of ASIC and/or full custom chip development process is required

- Experience with FPGA programming and software is a plus

- Coherency and computer architecture experience is desirable

- Experience with formal property checking tools such as Cadence (IEV), Jasper, and Synopsys (Magellan) is a plus.

- Experience with gate level simulation, power verification, reset verification, contention checking, abstraction techniques are a plus

Skills :

Employment Type

Full Time

Company Industry

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.