drjobs Principal Electrical Engineer

Principal Electrical Engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Palm Bay - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

Renesas is looking for an experienced Principal Electrical Engineer for our RadHard development team. This team develops high performance radiationhardened integrated solutions. The environment is fast paced and team members are empowered to make decisions within the scope of their job function. The successful candidate will be responsible for both developing and maintaining the toplevel AMS (mixed signal) verification environment and helping with the digital subblock verification environments (UVM constrained random).
 
Job Responsibilities: 

  •  Actively involved in understanding the design from the specification phase both (for functional testing and for test mode/ATPG testing) and .
  •  Working with the design starting from the specification phase to plan the verification effort.
  • Creating AMS and SystemVerilog models for analog functions.
  •  Defining testbench infrastructure using SystemVerilog UVM assertions and formal verification.
  •  Creating digital verification modules and IP that can also be ported to the toplevel mixed signal verification environment.
  •  Owning the overall chip verification plan and striving for maximal verification coverage in the most time efficient manner.
  • Working diligently to accomplish project goals and meet schedule requirements.
  • Driving towards continuous personal team project and Company improvement
     

 


Qualifications :

  • 10 to 15 years of Experience in Mixed signal verification.
  • Direct experience with the design of Analog and Digital circuits
  • Experience in Verilog/SystemVerilog coding and versed in VerilogAMS and VerilogA.
  •  Familiar with scripting languages such as Makefile Perl Tcl and Python.
  • Experience with behavioral top level modeling and mixed signal verification methodologies.
  • Must be able to work independently with limited supervision. Must be very organized selfmotivated and passionate about the work.
  • MSEE/PhD or BSEE with relevant work experience with a strong background in verification 10 years. 
  • Language skills: Written and verbal English language proficiency required.
  • Tools: Cadence Design Tools and Cadence AMS design flow experience required.


Remote Work :

No


Employment Type :

Fulltime

Employment Type

Full-time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.