Job Responsibilities
- Perform Core and SOC level ATPG to meet Automotive grade quality.
- Hierarchical ATPG retargeting and Pattern release for application on ATE.
- Perform SOC and Core level Timing/Nontiming GLS.
- Silicon brings up diagnoses and provides support for physical failure analysis.
- Enable Emulation of Gate level SCAN patterns
- Silicon brings up diagnoses and provides support for physical failure analysis.
- Enable Emulation of Gate level SCAN patterns
Experience:
1.6 (desirable) years in DFT and test flow with commercial EDA tools for complex SOC.
2. Strong fundamental knowledge of DFT techniques including JTAG ATPG yield learning logic diagnosis Scan compression and IJTAG. and MBIST/LBIST.
3. Experience in Tessentbased ATPG flow GLS and Postsilicondebug.
Handson in Perl/Tcl/Python scripting;
4. Excellent analytical and problemsolving skills
silicon,gls,ate,silicon brings up,perl scripting,compression,soc,automotive,ijtag,dft,scan compression,hierarchical atpg retargeting,mbist/lbist,atpg,soc level atpg,pattern release,timing/non-timing gls,post-silicon-debug,timing,flow,gate level scan patterns,logic diagnosis,problem-solving skills,application,jtag,emulation,python scripting,diagnoses,tcl scripting,commercial eda tools,analytical skills,physical failure analysis,eda,yield learning,tessent-based atpg flow