Contract Hardware Engineer Mid
Contract Hardware Engineer Mid
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Not Disclosed
Salary Not Disclosed
1 Vacancy
Job Description
Skills: Location: Remote within USA Experince: 8 Years Job Description: What candidate will Be Doing: Atleast 8 years of experience in System Verilog HVL and C/C Atleast 8 year of experience in UVM. Experience in complete verification cycle which includes development of test plan BFM/Driver/Monitor/Scoreboard component development and integration in test bench stress/corner testing failure debug gate level simulations assertions and coverage closure. Proficient in SVTB/UVM C testbench Understand DSP is a plus Subversion for Repository and Bugzilla is also a Plus Proficient in debug and assertions coding Verification closure with team What We Are Looking For: Atleast 8 years of experience in System Verilog HVL and C/C Atleast 8 year of experience in UVM. Make/Perl/Python / any script Any protocol experiace is fine Ensure customer satisfaction. Reporting to customer on daily or weekly progress effectively
Education: Bachelors
Required Skills: SIMULATIONSCTEST PLANVERILOGPERL
Additional Skills: DEBUGPYTHONDSPCODINGSUBVERSIONBUGZILLA
Minimum Degree Required: Bachelors Degree
Hours Per Day: 8.00
Hours Per Week: 40.00
Languages: English( Speak Read Write )
Department: Cost of goods sold : 1100
Job Category: IT
Employment Type
Full Time
