Role : Design Engineer
Location : Santa Clara CA (Onsite)
Longterm Contract
810 years of design experience in developing synthesis constraint at module and Full Chip level
Experience in promoting subsystem level RDC/CDC constraint to SoC Top
Experience in debugging and triaging Lint CDC/RDC errors or issues
Experience in converting spyglass constraints to realintent constraints
Experience in creating lint RDC/CDC constraints both at IP level Fullchip or Top level
Experience in promoting IP level or SoC Constraints
810 years of design experience in developing synthesis constraint at module and Full Chip level
Experience in promoting subsystem level RDC/CDC constraint to SoC Top
Experience in debugging and triaging Lint CDC/RDC errors or issues
Experience in converting spyglass constraints to realintent constraints
Experience in creating lint RDC/CDC constraints both at IP level Fullchip or Top level
Experience in promoting IP level or SoC Constraints
creating lint rdc/cdc constraints,promoting ip level or soc constraints,cdc,design,design experience,converting spyglass constraints to realintent constraints,synthesis constraint development,rdc/cdc constraint promotion,rdc,debugging and triaging lint cdc/rdc errors,synthesis,soc,lint