Job Title: Lead AMS Verification Engineer Urgent
Location: Remote
Lonterm Contract
Job Description:
We are seeking highly skilled Lead AMS Verification Engineers to join our team. The ideal candidate will have extensive experience in AMS verification at both the SoC (chip) and block level using netlist and/or models. This role requires a deep understanding of analog circuits including low power circuits PMIC highspeed clocking circuits and data converters. The candidate should also possess strong debugging skills and be proficient in AMS modeling using various languages.
Key Responsibilities:
- Lead a project team of 35 AMS verification engineers
- Create regular progress report of the project with updates from team members and share with project manager
- Support project manager with technical inputs during meetings with customers
- Technically frontend the team in interfacing with customer s technical team.
- Perform AMS verification at SoC and block levels using netlist and models.
- Develop and maintain AMS models using Verilog VerilogA VerilogAMS SystemVerilog etc.
- Understand and analyze the operation of analog circuits including low power circuits PMIC highspeed clocking circuits and data converters.
- Debug and resolve issues in AMS verification processes.
- Create and modify testbenches and test cases.
- Implement checkers and assertions in UVM and SV environments.
Required Expertise:
- 68 years of handson experience in AMS Verification at least 2 years which is as a lead.
- AMS verification at SoC (chip) and block level using netlist and/or models.
- AMS modeling using Verilog VerilogA VerilogAMS SystemVerilog etc.
- Strong understanding of analog circuits including low power circuits PMIC highspeed clocking circuits and data converters.
- Excellent debugging skills.
Knowhow:
- Proficiency in UVM and SV environments.
- Experience with checkers and assertions.
- Ability to create and modify testbenches and test cases.
Tool Exposure:
- Cadence: AMS Designer with Spectre/Xcelium simulators.
- Synopsys: VCS/VCSXA Verilog AMS simulator.
- Mentor: Symphony AFS Questasim.
Qualifications:
- Bachelors Masters or Ph.D. in Electrical Engineering.
- and HSPICE circuit simulation tools.
- Knowledge of scripting languages (SHELL PERL SKILL) Excel macros and MS Visio is a plus.
skill,soc,debugging,spectre,assertions,perl,questa-sim,verilog-ams,ams designer,shell,ams verification,checkers,cadence,uvm,testbenches,excel macros,ms visio,verilog-a,pmic,data converters,xcelium,verilog,analog circuits,synopsys vcs,afs,high-speed clocking circuits,systemverilog,mentor symphony,scripting languages,test cases,low power circuits