ASIC RTL Design Engineer
ASIC RTL Design Engineer
Posted on :
04-12-2024
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Job Description
Architecture and microarchitecture of System on a Chip (SOC) subsystems Intellectual Property Functional Blocks (IPs) subIPs modules and library components
- Digital design using System Verilog and/or Verilog RTL RTL generators (in Python) and/or highlevel synthesis (HLS). RTL integration of SoC subsystems IPs subIPs modules and library components
- SoClevel integration
- Support mapping of RTL on Zebu and HAPS for IP bringup and E2E validation
- Design for low power and power intent design using (UPF)
- Constraint development synthesis timing closure and optimization of the design
- Code quality checks including but not limited to Linting Clock Domain Crossing Reset Domain Crossing
- Debug and bug fixes
Employment Type
Full Time
Key Skills
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
