Seeking a skilled ASIC Emulation Engineer with a strong background in SystemonChip (SoC) design.
You will be responsible for developing and executing emulation strategies for complex ASIC designs enabling early hardware/software codevelopment and system validation.
You will work closely with RTL designers verification engineers and software teams to ensure the functionality and performance of the SoC.
The ideal candidate should have
experience with FPGAbased emulation platforms strong debugging skills and a deep understanding of SoC architecture and interfaces.
Key Responsibilities:
Develop and implement ASIC emulation plans for SoC designs.
Collaborate with crossfunctional teams to validate hardware and software integration.
Debug and resolve issues in the emulation environment.
Optimize emulation performance and coverage.
Provide feedback to design and verification teams to improve design quality.
Qualifications:
Bachelors or Masters degree in Electrical Engineering Computer Engineering or a related field.
Experience with FPGAbased emulation platforms (e.g. Synopsys Cadence)
Strong knowledge of SoC architecture RTL design and verification.
Proficiency in Verilog/SystemVerilog and scripting languages.