InternshipStage SystemCTLM Modeling of a Heterogeneous Chiplet
InternshipStage SystemCTLM Modeling of a Heterogeneous Chiplet
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Not Disclosed
Salary Not Disclosed
1 Vacancy
Job Description
Are you ready to embark on an exciting journey in the world of highperformance computing SiPearl is now offering internship opportunities that will give you handson experience in cuttingedge technology.
About the internship:
Missions:
For its products lines technical requirements SiPearl studies System on Chip (SoC) architecture based on chiplets. To go from concept to product we develop virtual models enabling relevant simulations of each architecture in terms of calculations resources memory and memory bandwidth. The results obtained validate our architectural choices.
Internship goal is to develop SystemC/TLM (Transactionlevel modeling) models linked to a virtual platform of an inputs/outputs heterogeneous chiplet.
This internship is an opportunity to understand highend multidie technologies on advance silicon nodes (5 to 3 nm) processor architecture and SoC functional modeling
What makes you a good match for the role:
- Master end of studies internship
- Python/C/C
- SystemC and TLM notions.
- Knowledge of PCIe and DDR interfaces would be a plus.
Location: Maisons Laffitte
Employment Type
Full Time
