Job Description1. Graduate in Computer Electrical or Software Engineering from a leading engineering university2. Proven handson experience in logic design verification of 8 years3. Proven handson experience with SystemVerilog UVM of 4 years4. Experience working for projects in an int
More...