Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent in practical experience.
- Digital design experience using SystemVerilog RTL.
Preferred qualifications:
- 1 year of post-graduate digital design experience using SystemVerilog RTL.
- Experience interacting with software, architecture, and other cross-functional teams.
- Experience applying computer architecture principles to solve open-ended problems.